Since the high thermal resistance of InGaAs metamorphic high electron mobility transistors (MHEMTs) limits their applicability, thermal management should be taken into account when designing the device structure. In this study, structural effects on heat dissipation in InGaAs MHEMTs were carefully investigated and experimentally validated. With an air bridge thickness of 10 μm and a gate pitch distance of 24 μm, the maximum channel temperature in a flip-chip bonded device was noticeably reduced from 132 to 106
Introduction
InGaAs metamorphic high electron mobility transistors (MHEMTs) are suitable for use in millimeter-wave applications due to their excellent high-frequency characteristics. However, when they are used for highpower applications, the output power characteristics are strongly limited by a self-heating phenomenon caused by the high thermal resistance of the device [1] . The elevated channel temperature degrades both saturation current and breakdown voltage and thus eventually limits the output power and gain [2] . Such a degradation issue becomes more serious in short channel transistors because of a higher average channel temperature [3] . High channel temperature not only degrades the device characteristics but also decreases the device lifetime. Experimental proofs have been observed for InGaAs MHEMTs [4] [5] [6] [7] , and the importance of the long-term stability of MHEMTs has been reported by several research groups [8] [9] [10] [11] [12] . It was reported that high channel temperature accelerated degradation processes in MHEMTs, such as gate sinking, ohmic contact degradation, hot electron issues, etc 3 Author to whom any correspondence should be addressed. [13, 14] . The median of the device failure times (MTTF) exponentially decays with increasing the channel temperature, as follows [4] :
The device degradation is assumed to be related to the interdiffusion of elements and can be modeled with temperature (T) and activation energy (E a ). A is a constant related to the maximum allowed degradation of the device characteristic. In [4] , the MTTF of MHEMT decreased from 3.8 × 10 8 to 2.3 × 10 6 h when the temperature increased from 85 to 125
• C. Similar phenomena were observed by other studies [15] [16] [17] [18] [19] [20] . Therefore, it is very important to keep the channel temperature as low as possible in order to maximize the device lifetime.
Although heat dissipation can be improved by employing external heat sink structures, primary consideration should be given to the device structure itself. That is, the thermal resistance of the device must be lowered as much as possible by enhancing heat spreading effects and suppressing thermal coupling phenomena between adjacent channels. In this study, the effects of both air bridge thickness and gate pitch distance on the thermal resistance were carefully investigated for structural optimization whose results were successfully applied for device fabrication. The improvement in heat dissipation was experimentally validated using an infrared (IR) temperature measurement method.
Experiments and discussion

Thermal simulation
The gate length and source-to-drain distance of a discrete 8 × 50 μm InGaAs MHEMT studied in this paper were 0.13 and 2.5 μm, respectively. Thermal simulations were carried out using a commercial software program, i.e. ANSYS. The simulation conditions are summarized in table 1 and an example of device structure definition is shown in figure 1 . The input power was set to be 345 mW, which was a consumed power at the operating bias conditions. With an assumption that the heat was generated from the channel area, the input power density was calculated by dividing the input power by the channel area between source and drain. Flip-chip bump structures were employed in the simulation because the flipchip bonding is beneficial for use in high-frequency and broadband performance [21] . In order to prevent convergence errors caused by a large number of meshes, the chip substrate area defined in simulation was set to be 0.7 × 0.6 mm 2 , which may overestimate the peak temperature in case of larger chip areas due to the insufficient heat spreading area in simulation. An example of the peak temperature decrease as a function of chip substrate area is shown in figure 2 where the device structure was fixed with the air bridge thickness of 2 μm, the gate pitch distance of 14 μm and the substrate thickness of 625 μm. First, self-heating and thermal coupling phenomena in InGaAs MHEMTs were investigated by varying the number of channels. As shown in table 2, the simulated maximum channel temperature increased with increasing the number of channels, exhibiting significant thermal influence by adjacent channels. In this study, a channel width of 8 × 50 μm was selected for the structural optimization.
The air bridge not only electrically connects source pads but also acts as a heat spreading structure. The effects of the air bridge thickness on the peak channel temperature were investigated by varying the thickness from 2 to 20 μm. As shown in figure 3 , the maximum channel temperature noticeably decreased with increasing the air bridge thickness due to enhanced thermal spreading effects. Considering the level of temperature decrease and process complexity, we decided the air bridge thickness to be 10 μm.
The thermal coupling effects on the channel temperature were investigated by varying the gate pitch distance. The simulated maximum channel temperature versus the gate pitch distance as a function of air bridge thickness is shown in figure 4 . As expected, the channel temperature decreased with increasing the gate pitch distance. The decrease in channel temperature is more pronounced for the device with a 2 μm thick air bridge in comparison with that of a 10 μm thick air bridge, meaning that the thermal coupling phenomenon becomes less significant with the improved heat spreading effect of the thicker air bridge. The optimum gate pitch distance was decided to be 24 μm because the decrease in channel temperature becomes saturated beyond 24 μm. It should be noted that the phase delay with a longer gate pitch distance should be taken into account when designing the pitch distance. In this particular study, the target frequency application was millimeter-wave for which the 24 μm pitch distance would not cause noticeable phase delay. Indeed, no difference in frequency response was observed for the 8 × 50 μm fabricated devices with different gate pitch distances. Consequently, the device structure was optimized with an air bridge thickness of 10 μm and a gate pitch distance of 24 μm. With the optimized structure, the maximum channel temperature was reduced from 132 to 106.46
• C. The corresponding thermal resistances are 252.17 and 178.14 K W −1 , respectively. Details about the thermal resistance calculation are discussed in section 2.3.
Device fabrication
The metamorphic wafer structure used for device fabrication is shown in figure 5(a) and the cross-sectional schematic of the fabricated device is shown in figure 5(b) . The active mesa area was defined by a phosphoric acid based wet etching process and a Ge/Au/Ni/Au metal stack was used for ohmic contact formation. A contact resistance of 0.1 •mm and a sheet resistance of 132 /square were obtained after annealing at 320
• C for 30 s. In order to increase the breakdown voltage, a double recess process for wide channel and narrow gate regions was carried out using a citric acid based chemical solution. A T-shaped gate was defined by an e-beam lithography process and a Pd/Ti/Pt/Au metal stack was used for gate metallization. Surface passivation was carried out by a 60 nm SiN x film deposited at 220
• C using an inductively coupled plasma chemical vapor deposition system. A Ti/Au metal stack was used for pad metallization. In order to minimize the parasitic capacitance caused by the air bridge structure, a thick benzocyclobutene (BCB) layer was employed for the air bridge process. The air bridge process flow is illustrated in figure 6 . First, a 9.5 μm thick BCB layer was spin-coated and cured at 210
• C for 40 min. Considering the dielectric constant of BCB (ε r ∼ 2.7), the final target thickness of the BCB layer was decided to be 6 μm, which was implemented by a standard etch back process. After forming via holes using O 2 /CF 4 plasma etching in a reactive ion etch system, a Ti/Au seed metal was sputtered over the sample surface. Then, the air bridge pattern was formed using a thick photoresist and a 10 μm thick gold was electroplated. Finally, the photoresist was removed by acetone and the seed metal was etched by Au etchant.
In order to validate the structural improvement, 8 × 50 μm devices with different air bridge thicknesses and gate pitch distances were fabricated (see table 3 ). The current-voltage characteristics of type I and IV are compared in figure 7 where a little improvement is seen for type IV due to the decreased channel temperature (i.e. ∼25
• C decrease according to the simulation). Similar observation was reported by other research groups [22] [23] [24] . Despite the fact that the difference is insignificant among different types, such a small change in channel temperature will drastically influence the long-term reliability of the device [4] . The measured off-state breakdown voltage was 8 V. The cut-off and maximum oscillation frequencies were ∼67 and ∼150 GHz, respectively, for all different types. It is speculated that the increased pad capacitance as increasing the gate pitch distance counterbalances the channel temperature reduction.
Temperature measurement
In order to examine the thermal characteristics, individual devices were diced and mounted on a chuck using a thermal grease whose thermal conductivity was 8.2 W/m•K. The chuck temperature was maintained at 45
• C and thermal measurement was carried out using an IR thermometry where the bias conditions were fixed for a biased power of 345 mW. As mentioned in section 2.1, the devices were to be packaged using flip-chip technique. However, we did not apply the flipchip process to validate the predicted channel temperature because the surface temperature cannot be measured using a flip-chip bonded device. Instead, the devices were backsidemounted on a heat sink chuck to be able to inspect the surface temperature. Simulation results presented in this section also refer the backside-mounted samples. The IR measurement system used in this paper is a quantum focus instruments (QFI) InfraScope III system. This instrument is standard in 256 × 256 pixels format InSb detector with 24 μm pixels. The QFI instrument operates in the mid-wave IR band with a spatial resolution of 2.5 μm and an accuracy of 0.1
• C. The InfraScope is also the IR thermal microscope with automatic emissivity correction. Emissivity is the material property that governs how strongly a material will emit IR radiation at any temperature. Heat sink temperature was set to be 45
• C. Both measured and simulated temperature distributions are compared in figure 8 . The relative decrease in peak temperature in simulation was in agreement with that in measurement though the absolute values are different from each other. The difference between IR measurement and thermal simulation can be explained as follows. As mentioned earlier, the chip substrate area in simulation was much smaller than the actual wafer size used for IR measurement in order to prevent convergence errors, which would overestimate the channel temperature. The blackbody derived from 'Planck's law' does not reflect light and thus it can be measured correctly by IR. Unfortunately, materials such as gold and gallium arsenide do not make strong IR sources. The emissivity of a source is the ratio of its actual radiant emission to that of a perfect blackbody at the same temperature [25] . Although the instrument automatically corrects emissivity, difficulties with emissivity calibration and measurement of the device result in underestimation of the operating temperature [26] . The microscope also has a resolution limit [25] . The limit of resolution for a microscope is given by the Sparrow criteria:
where d is the minimum separation between features, λ is the wavelength of light and N.A. is the numerical aperture of the microscope objective [25] . The underestimation of IR measurement was studied by several research groups [27] [28] [29] . For reference, the calibration of IR measurement applying a uniform coating of high temperature black spray paint and a uniform coating of boron nitride spray to the device was reported [30] , which was not employed in this study. It is suggested that the metal patterns on the chip reduce their IR emissions and contaminate their signal with stray emissions reflected from elsewhere in the environment [25] . In addition, the spatial resolution of the far-field optical techniques is limited by optical diffraction to the order of wavelength [31] . It should also be noted that the actual maximum channel temperature in IR measurement is higher than the captured maximum temperature because the middle of channel region is blocked by the air bridge. In comparison with the conventional type I, the measured maximum temperature decreased by ∼15
• C for type IV. According to the simulation results, it is estimated that the maximum channel temperature in the middle of channel region under the air bridge decreased from 119.26
• C for type I to 100.82
• C for type IV; i.e. thermal resistance decreased from 215.25 to 161.80 K W −1
. The thermal resistance was calculated by [21, [32] [33] [34] 
where T j is the junction temperature, T a is the ambient temperature and P is the power dissipation. As seen in the above equation, the thermal resistance is the information of the temperature difference between junction and ambient. The ambient temperature means the temperature of the surrounding air. We assumed that the ambient temperature T a is the same as the chuck temperature, which may not be correct unless the thermal contact between sample and chuck is perfect. Thermal grease was applied to help make the contact strong in this study but there exists non-zero thermal resistance between sample and chuck, which is another factor for discrepancy between measurement and simulation. Even though the absolute temperature values are not perfectly reliable in figure 8 considering all the possible factors to cause errors, it is suggested that the comparative difference among different types is still valid for structural optimization.
Conclusion
Structural influence on heat dissipation in InGaAs MHEMTs was investigated. Based on thermal simulation analysis, the optimum air bridge thickness and gate pitch distance were decided to be 10 and 24 μm, respectively. Multi-channel devices with eight channels were fabricated and an IR thermometry method was used to validate the simulated results. It was clearly observed that the channel temperature in backside-mounted devices was noticeably decreased by increasing the air bridge thickness and gate pitch distance; the thermal resistance of the device decreased from 215.25 to 161.80 K W −1 . According to the simulation results, the thermal resistance of a flip-chip bonded device decreased from 252.17 to 178.14 K W −1 when the proposed structure was employed. It is suggested that the lifetime of power amplifiers based on InGaAs MHEMTs will be significantly increased using the proposed structural dimensions. 
